FPGA 엔지니어
포지션 정보
센트리크의 미션은 드론을 활용한 미래를 구현하는 것입니다!
어떻게?
Dropbox는 통합 드론 대응 솔루션을 통해 법 집행 기관, 교도소, 중요 인프라, 공항, 대규모 행사, 호송, 군사 시설 등에 연중무휴 24시간 드론 보호를 제공합니다. 완전 자율적이고 쉽게 휴대할 수 있는 UTM 지원 기술을 통해 승인되지 않은 드론을 탐지하고 완화하는 것이 그 어느 때보다 쉬워졌습니다.
당사는 하늘에서 허가받지 않은 감시로부터 사회를 보호하여 지상에서 비즈니스 운영과 비즈니스 연속성을 유지할 수 있도록 노력합니다. 드론을 활용한 미래를 함께 만들어 갑시다!
As a Senior FPGA & System Architecture Engineer, you will drive the end-to-end hardware architecture and implementation of next-generation wireless communications systems. You will lead the design and integration of high-throughput physical layer pipelines across AMD Xilinx RFSoC platforms, high-speed PCIe interfaces, and host GPU acceleration environments—bridging algorithmic signal processing with production-grade SoC hardware infrastructure.
이 역할은 여러분이 맡게 됩니다:
- Architect & Design: Own the full-chip system architecture on AMD Xilinx RFSoC platforms.
- DSP RTL Implementation: Partner directly with Algorithm Engineers to translate floating-point MATLAB/C++ models into fixed-point, resource-optimized, and bit-exact SystemVerilog RTL.
- Host & GPU Acceleration Interfacing: Architect and implement high-bandwidth PCIe subsystems connecting the RFSoC to host CPU and GPU accelerators, ensuring deterministic data streaming, low-latency DMA transfers, and reliable link initialization during system boot.
- Verification & Hardware Bring-Up: Lead bit-accurate simulation, hardware emulation, and lab bring-up using Vivado, logic analyzers, and RF test equipment to profile throughput, validate timing closure, and eliminate real-time system bottlenecks.
요구 사항
우리가 찾고 있는 이상적인 FPGA 엔지니어는 다음을 갖추고 있어야 합니다.
- SoC & FPGA Mastery: Proven, hands-on experience architecting and delivering production designs on AMD Xilinx Zynq UltraScale+ RFSoC or MPSoC platforms.
- HDL & RTL Implementation: Expert-level proficiency in synthesizable SystemVerilog 또는 Verilog, with a strong focus on high-speed pipelining, timing closure in congested designs.
- Host Interfacing & Data Movement: Demonstrated experience implementing high-bandwidth PCIe subsystems (Gen3/Gen4) and high-throughput DMA engines (e.g., XDMA/QDMA), including link training/enumeration bring-up, boot sequencing, and backpressure management.
좋은 기능
- RF-DC Subsystem Integration: Hands-on experience configuring and integrating AMD Xilinx RF-Data Converters (multi-gigasample ADCs/DACs) and their associated digital down/up-conversion chains.
- DSP Hardware Design: Strong foundation in implementing fixed-point wireless communications algorithms in FPGA fabric (e.g., polyphase filter banks, multi-rate DDC/DUC, FFT/IFFT, channel estimation, correlation) with efficient DSP slice mapping and dynamic range management.
- Driver & Software Alignment: Familiarity with Linux kernel drivers, user-space drivers (VFIO/UIO, DPDK), or embedded software running on the ARM Processing System to coordinate hardware-software control planes.